

BEST AVAILABLE COPY

Kanzlei Claus Peter PIETRUK
Heinrich-Lilienfein-Weg 5 D-76229 Karlsruhe

Europäisches Patentamt
Zweigstelle DEN HAAG
Patentlaan 2
Postbus 5818

NL-2280 HV Rijswijk

Claus Peter **PIETRUK**
Diplom - Physiker

Patentanwalt

European Patent & Trademark Attorney
Mandataire Agréé Près l'OEB & OHMI

Mein Zeichen / My Ref.
PACT33/PCTE -es

Ihr Zeichen / Your Ref.

Datum / Date
13. AUG. 2004

Schutzrecht PCT/EP 03/08081

"Datenverarbeitungsvorrichtung und -verfahren"

Anmelder: PACT XPP Technologies AG / VORBACH / NÜCKEL / MAY

Auf den Bescheid vom 13. April 2004:

In der Anlage werden folgende Unterlagen eingereicht:

- Zeichnung(en)

3-fach.



European Patent Attorney

Anlage: wie aufgeführt

Kanzlei Claus Peter PIETRUK

Heinrich-Lilienfein-Weg 5

D-76 229 Karlsruhe

Fon +49 721 46 20 34

US-IDNr. DE 201 406 311 / StNr. 342 842 77 2
Baden-Württembergische Bank AG Pforzheim
Konto 4824 043 601 (BLZ 666 200 20) SWIFT BWBK DE 65 666
Dresdner Bank AG München
Konto 4080 348 00 (BLZ 700 800 00) SWIFT DRES DE FF 700

Fax +49 721 46 93 08


IN KOOPERATION MIT
RECHTSANWÄLTE
CLAASSEN, BAYER LAUER
KAISERSLAUTERN





□ Use of (staggered) „long tracks“

- Increases operating frequency
- Decreases transistor count and area
- Optimizes metalization layers
- Decreases power dissipation



□ Three additional strategies:

- Operate at different frequencies, i.e.:
 - MIPS μ P Core at 400 MHz
 - PACT XPP Core at 200 MHz
- Registers in each bus-connect
- PAEs act sequentially, one output each 2nd or 4th clock cycle




Fig. 4




Fig. 6

Hardware/Software Description Interface - Abstraction Layer

PACT

☐ Trade-off between area and sequentiality

- Basic operation of compiler technology can be used to achieve abstraction layer
- Generate „compressed“ configurations, which are expanded on larger arrays while loading
- No minimum array but maximum array defined by compiler setting
 - Tradeoff: Number of (re-)configurations vs. usable ALU-PAEs

Fig. 8a

Fig. 8b

Fig. 8c

Fig. 8d

Parallel Compiler & how to handle parallel architecture

PACT

☐ Basic Operation Method

- LOAD/STORE processor
- RAM-PAEs act as Vector-Registers (2D/3D)
- Irregular data access patterns are linearized by LOAD/STORE while accessing RAM-PAEs
 - Can be done by μP also!
- LOAD ... Conf₁ ... Conf₂ Conf_n... STORE
- Each Configuration is regarded as an OpCode
- No Configuration/Array Internal status

☐ Code Analysis

- Data Dependency Analysis
- Data Flow Analysis
- Interprocedural Alias Analysis
 - Pointer analysis: statically allocated data, dynamically allocated data
- Interprocedural Value Range Analysis

Parallel Compiler - how to handle parallel architecture

PACT

Code Optimizations

- Loop Transformations
 - Loop Normalization
 - Loop Reversal
 - Loop-Invariant Code Motion
 - Loop Unswitching
 - Loop Interchange
 - Loop Tiling
 - Loop Skewing
 - Loop Coalescing/Collapsing
 - Loop Fusion
 - Loop Distribution
 - Loop Unrolling
 - Loop Peeling
 - Loop Splitting
 - Loop Pushing/Embedding
- Strength Reduction
- Induction Variable Elimination
- Strip Mining
- Scalar Expansion
- Array Contracting/Shrinking
- Scalar Replacement
- Reduction Recognition
- Idiom Recognition
- Procedure Inlining
- Software Pipelining
- Vector Statement Generation
- Node Splitting
- If Conversion
- Statement Reordering

XPP

Unified cache and RAM-PAEs

PACT

RAM-PAEs RAM is "embedded" into cache


RAM-PAEs can operate like cache-lines

- Homogeneous embedded in cache
- Handling access rights between μP and XPP
- Handling context switching / hyperthreading
- Abstracting non linear address patterns

Fig. 19a

Fig. 19b

XPP


PACT


Multi-threading

- ☐ XPP operates like an RISC-Processor
- ☐ RAM-PAEs act like registers
- ☐ Each configuration is atomic (unbreakable)
- ☐ Configurations running time is limited

- ☐ LOAD Configuration
 - Loads external data into internal RAM-PAEs
- ☐ Data operations (one or multiple configurations)
 - Unbreakable – no internal status to be saved!
- ☐ STORE Configuration
 - Stores internal data into external RAM-PAEs

- ☐ Interrupts (Task/Thread-Switches) only between (re)configurations not at runtime

XPP



PACT

Sequential Processing

☐ XPP Technology allows sequential processing

- Within ALU-PAEs using the configuration register file as a random access code memory
- Coupling an ALU-PAE with a RAM-PAE. ALU-PAE acts like a μC , RAM-PAE is according Data- and Code-Memory
 - As an enhancement IO-PAEs can be used to access peripherals and external memory

Fig. 21







Fig. 5a


XPP

Sequential Processing

 PACT


☐ Optimum trade-off between sequencing and dataflow processing

Configurable ALU-PAE / RAM-PAE Sequencers



XPP

Sequential Processing

 PACT

☐ Handled by sequential processing within PAEs

- I.e. Floating-Point, Division etc can be emulated by sequential multicycle PAE operations
- Higher precision is calculated as a multicycle operation
 - results are transferred in two bus cycles

XPP

6/18




FIG. A1




FIG. A2





Fig. B1

8/18






Fig. B3




Fig. B4




FIG. C1

12/18




FIG. D1




FIG. D2a




FIG. D2b

x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
b	b	b	x	x	x	x	x
a	a	a	x	x	x	x	x
a	a	a	x	x	x	x	x
a	a	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x

FIG. D3

1a

1b

					X	E	
					X	X	
			X				
			X				
			X				
	S		X				

Fig. E1

15/18

					X	E	
					X	X	
			X				
			X				
	1_{V1}^{H0}		X				
1_{V0}^{H1}	S	1_{V0}^{H1}	X				
	1_{V1}^{H0}						

Fig. E2

					X	E	
					X	X	
			X				
	2^{H0}_{V2}		X				
2^{H1}_{V1}	1^{H0}_{V1}	2^{H1}_{V1}	X				
1^{H1}_{V0}	S	1^{H1}_{V0}	X				
2^{H1}_{V1}	1^{H0}_{V1}	2^{H1}_{V1}					

Fig. E3

17/18

8 ^{H1 V7}	7 ^{H0 V7}	8 ^{H1 V7}	9 ^{H2 V7}	10 ^{H3 V7}	11 ^{H4 V7}	12 ^{H5 V7}	
7 ^{H1 V6}	6 ^{H0 V6}	7 ^{H1 V6}	8 ^{H2 V6}	9 ^{H3 V6}	X	E	12 ^{H6 V6}
6 ^{H1 V5}	5 ^{H0 V5}	6 ^{H1 V5}	7 ^{H2 V5}	8 ^{H3 V5}	X	X	11 ^{H6 V5}
5 ^{H1 V4}	4 ^{H0 V4}	5 ^{H1 V4}	6 ^{H2 V4}	7 ^{H3 V4}	8 ^{H4 V4}	9 ^{H5 V4}	10 ^{H6 V4}
4 ^{H1 V3}	3 ^{H0 V3}	4 ^{H1 V3}	X	8 ^{H3 V5}	9 ^{H4 V5}	10 ^{H5 V5}	11 ^{H6 V5}
3 ^{H1 V2}	2 ^{H0 V2}	3 ^{H1 V2}	X	7 ^{H3 V4}	8 ^{H4 V4}	9 ^{H5 V4}	10 ^{H6 V4}
2 ^{H1 V1}	1 ^{H0 V1}	2 ^{H1 V1}	X	6 ^{H3 V3}	7 ^{H4 V3}	8 ^{H5 V3}	9 ^{H6 V3}
1 ^{H1 V0}	S	1 ^{H1 V0}	X	5 ^{H3 V2}	6 ^{H4 V2}	7 ^{H5 V2}	8 ^{H6 V2}
2 ^{H1 V1}	1 ^{H0 V1}	2 ^{H1 V1}	3 ^{H2 V1}	4 ^{H3 V1}	5 ^{H4 V1}	6 ^{H5 V1}	7 ^{H6 V1}

Fig. E4

18/18




Fig. E5

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☒ FADED TEXT OR DRAWING

☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.